

Course Syllabus for CSE-424

1. Title: Digital System Design (Sessional)

Course Code: CSE-424

2. Credits: 1.5 (3 hours of lab work per week)

Session: 2018-19

3. Course Teacher: Dr. Asaduzzaman, Professor, Dept. of CSE, CUET
Md. Billal Hossain, Lecturer, Dept. of CSE, CUET

4. Learning Resources:

Textbook(s): Morris Mano, Charles R. Kime, Madison; Tom Martin, -- Logic and computer design fundamentals, FIFTH EDITION (2015) Pearson

Reference:

Alan B. Marcovitz,-- Introduction to Logic Design, Third Edition, McGraw-Hill

M. Morris Mano and Michael D. Ciletti, -- Digital Design with an Introduction to the Verilog HDL (FIFTH EDITION, 2015), Pearson

5. Catalog Description: Sessional based on the following topics:

Register transfer logic, Hardware description language, inter register transfer, bus transfer, memory transfer, microoperations and macrooperations, design of bus systems, representation of digital data in registers and memory, design of a simple computer. Processor organization, design of arithmetic logic unit (ALU), status register, design of shifter, design of processor unit, design of accumulator. Control Logic Design, Control organization, Design of hardware and software control, Micro-program sequencer. Computer Design with a given System configuration: Instruction set, Programming, Fetch cycle, Execution cycle, Design of computer registers, Design of control, Bus buffer and memory cycle of microcomputers. Design of memory subsystem using SRAM and DRAM. Design of various I/O devices and systems. Design special purpose controllers

6. Prerequisite(s): CSE-121, CSE-122 and CSE-321

7. Course Designation as Elective or Required: Required

8. Course Objectives:

- Familiarization with the Digital System Design tools (VHDL, Xiling, etc.) and hardware equipment
- Introduce the concept of various component design and use them to design a digital computer
- Design and analyze a complete digital system by combining various components

9. Student Learning Outcomes: After successfully completing the course with a grade of D (2.0/4.0) or better, the student should be able to do the following

No.	Course Outcomes (COs)
1	Analyze the design principle of a digital system to decompose the whole system in various modules using modular approach
2	Design various Modules of a digital computer such as Adder, Arithmetic unit, ALU memory, processor, etc.
3	Implement and Analyze the design components using modern design tool (VHDL) and traditional hardware based system

Mapping of Complex engineering problem/ complex activities/knowledge profile

1	NO																								
CSE-424: Digital System Design (Sessional)		COURSE CODE & TITLE																							
		BLOOM'S TAXONOMY LEVEL																							
C3, C4, A3, P3		POs																							
		2, 3, 5																							
X	X	X	X	X	X	X	X	X	X	X	COMPLEX PROBLEM SOLVING														
											WP1														
											Depth of knowledge														
											ENGINEERING FUNDAMENTAL					WP2					WP3				
											SPECIALIST KNOWLEDGE					WP4					WP5				
											ENGINEERING DESIGN					WP6					WP7				
											ENGINEERING PRACTICE					WP8					WP9				
											RESEARCH LITERATURE					WP10					WP11				
											RANGE OF CONFLICTING					WP12					WP13				
											DEPTH OF ANALYSIS REQUIRED					WP14					WP15				
FAMILIARITY OF ISSUES					WP16					WP17															
EXTENSIVE APPLICABLE CODES					WP18					WP19															
STAKEHOLDERS INVOLVEMENT & CONFLICTING REQUIREMENTS					WP20					WP21															
INTERDEPENDENCE					WP22					WP23															
RANGE OF RESOURCES					EA1					EA2															
LEVEL OF INTERACTIONS					EA3					EA4															
INNOVATIONS					EA5					EA6															
CONSEQUENCES TO SOCIETY & ENVIRONMENT					EA7					EA8															
FAMILIARITY OF ISSUES					EA9					EA10															
NATURAL SCIENCES										WK1															
MATHEMATICS										WK2															
ENGINEERING FUNDAMENTAL										WK3															
SPECIALIST KNOWLEDGE										WK4															
NATURAL SCIENCES										WK5															
MATHEMATICS										WK6															
ENGINEERING FUNDAMENTAL										WK7															
SPECIALIST KNOWLEDGE										WK8															
ENGINEERING DESIGN										WK9															
RESEARCH LITERATURE										WK10															
ENGINEERING PRACTICE										WK11															
COMPREHENSION										WK12															
COMPREHENSION										WK13															
COMPREHENSION										WK14															
NATURAL SCIENCES										WK1															
MATHEMATICS										WK2															
ENGINEERING FUNDAMENTAL										WK3															
SPECIALIST KNOWLEDGE										WK4															
NATURAL SCIENCES										WK5															
MATHEMATICS										WK6															
ENGINEERING FUNDAMENTAL										WK7															
SPECIALIST KNOWLEDGE										WK8															
ENGINEERING DESIGN										WK9															
RESEARCH LITERATURE										WK10															
ENGINEERING PRACTICE										WK11															
COMPREHENSION										WK12															
COMPREHENSION										WK13															
COMPREHENSION										WK14															

11. Assessment Strategy:

Mapping of Tasks with POs, WPs, WKs and EA

Possible tasks	Course Outcomes (CO)	Program Outcomes (PO)	Knowledge Profile (WK)	Complex Engineering Problem (WP)	Complex Engineering Activities (EA)
T-1: Decompose the whole design problem into sub problems using modular approach considering multiple solutions	CO-1	PO2: Problem Analysis	WK3 WK4	WP1: Depth of Knowledge	N/A
T-2: Identify the specific requirements and constraints involved in designing each of the modules or sub problems					
T-3: Design various Modules of a digital computer such as Adder, Arithmetic unit, ALU memory, processor, etc.	CO-2	PO3: Design/ Development Solutions	WK5	WP3: Depth of Analysis Required	
T-4: Use of modern tool in analysis and design of components	CO-4	PO5: Use of Modern Tools:	WK6	WP7: Interdependence	

ASSESSMENT RUBRIC:

Task No.	Criteria	Assessment Tools	Exceptional	Acceptable	Marginal	Unacceptable
T-1	Draw the block diagram and logic diagram of the system	Report Quiz	Complete diagram of the system with valid logical reasoning that uses minimum number of components	Complete diagram of the system with valid logical reasoning that uses an acceptable level of redundancy	Complete diagram of the system with valid logical reasoning that uses a lot of redundancy	Complete diagram of the system with invalid logical reasoning
T-2	Use of appropriate components	Report & Quiz	Explore available alternatives and select appropriate components	Explore limited alternatives and select appropriate components	Explore limited alternatives and select complex components still serving the purpose	Explore limited alternatives and select inappropriate components
T-3	Use of formal design procedure	Report	Effective use of system design principles ensuring the desired objectives	Reasonable use of system design principles ensuring the desired objectives	No Effective use of system design principles still meeting the desired objectives	No Effective use of system design principles and fails to ensure the desired objectives
T-4	Analyze the design using of software Tools	Report & Lab Performance	Standard software tools are used effectively to develop and analyze the designs	Standard software tools are used with moderate effectiveness to develop and analyze the designs	Minimal application and use of Standard software tools	Inappropriate application and use of Standard software tools

Lesson Plan

	Topic	Lesson Learning Outcomes and corresponding CO (at the end of the lesson students will be able to ...)	Corresponding COs	Assessment Method
Week-01	Introduction to the Digital System Design Lab	<ul style="list-style-type: none"> • Lab orientation with safety instructions • Identify various devices and equipment of Digital System Design Lab • Install and use of VHDL software 	NA	NA
Week -02	Introduction to VHDL	<ul style="list-style-type: none"> • Use VHSIC (very high speed integrated circuit) hardware description language (VHDL) to design digital system • Explain VHDL language concept and design methodology 	NA	• Lab Report
Week -03	Implementation of Full Adder and parallel adder Circuit in Dataflow, Behavioral & Structural Design Process in VHDL	<ul style="list-style-type: none"> • Compare three different VHDL design methodology • Use the concept of modular approach in practical design • Simulate the design using 'testbench' to verify the input output relations 	3	<ul style="list-style-type: none"> • Lab Report • Lab Performance (Individual)
Week -04	Implementation of Different Sequential Circuits in VHDL	<ul style="list-style-type: none"> • Compare the design requirements of combinational and sequential circuit • Simulate the design using 'testbench' to verify the input output relations 	3	<ul style="list-style-type: none"> • Lab Report • Lab Performance (Individual)
Week -05	Implementation of a 4-bit Register and counter in VHDL	<ul style="list-style-type: none"> • Realize synchronization among various components of a complex system • Interconnect various time dependent components. • Simulate the design using 'testbench' to verify the input output relations 	3	<ul style="list-style-type: none"> • Lab Report • Lab Performance (Individual)

Week -06	Implementation of register transfer statements in hardware	<ul style="list-style-type: none"> • Draw the block diagram/Logic diagram representation of the hardware • Identify appropriate LSI or MSI ICs for each block • Implement the design and analyze its operation. 	1 & 2	<ul style="list-style-type: none"> • Lab Report • Lab Performance (Team)
Week -07	Design and Implementation of an 4-bit Arithmetic Circuit	<ul style="list-style-type: none"> • Use systematic design procedure to design an Arithmetic Circuit with given set of operation • Identify appropriate components (LSI or MSI ICs) for each block of the design • Implement the design in hardware as well as in VHDL and analyze its operation 	1, 2 & 3	<ul style="list-style-type: none"> • Lab Report • Lab Performance (Team)
Week -08	Design and Implementation of an Arithmetic Logic Unit (ALU) in VHDL	<ul style="list-style-type: none"> • Use systematic design procedure to design an ALU with given set of operation • Identify appropriate VHDL design method • Implement the design in VHDL and analyze & synthesis the design for optimization 	1, 2 & 3	<ul style="list-style-type: none"> • Lab Report • Lab Performance (Team)
Week -09	Design and Implementation of a 4-bit Combinational Shift Unit	<ul style="list-style-type: none"> • Use systematic design procedure to reduce the number of clock pulse with given set of operation • Identify appropriate components (LSI or MSI ICs) for each block of the design • Implement the design in hardware as well as in VHDL and analyze its operation 	1, 2 & 3	<ul style="list-style-type: none"> • Lab Report • Lab Performance (Team)
Week -10	Performance test	<ul style="list-style-type: none"> • Individually solve open-ended hardware design problem using VHDL 	1, 2 & 3	<ul style="list-style-type: none"> • Lab Performance (Individual)
Week -11	Viva-voce		NA	<ul style="list-style-type: none"> • Individual
Week -12	Quiz		NA	<ul style="list-style-type: none"> • Individual Test